Etchant for etching metal wiring layers and method for forming thin film transistor by using the same

[0001] This application claims the benefit of the Korean Application No. P2001-077119 filed on Dec. 6, 2001, which is hereby incorporated by reference.

[0002] 1. Field of the Invention

[0003] The present invention relates to a method of forming a thin film transistor, and more particularly, to an etchant for etching metal wiring layers and a method for forming a thin film transistor by using the same. Although the present invention is suitable for a wide scope of applications, it is particularly suitable for etching at least two different metal layers at the same time.

[0004] 2. Discussion of the Related Art

[0005] Generally, a liquid crystal display (LCD) displays a picture by controlling light transmittance of liquid crystal cells in accordance with video signals. An active matrix type liquid crystal display, in which a switching device is provided with each liquid crystal cell, among the liquid crystal displays is suitable to display a moving picture. A thin film transistor (TFT) is mainly used as a switching device in the active matrix type liquid crystal display.

[0006] On the other hand, TFT's are divided into one of stagger, coplanar, and self-aligned types in accordance with a three-electrode structure. The stagger type is further divided into an inverted stagger type and a normally stagger type. Herein, the inverted stagger type is the most common type.

[0007] Being so widely used in many areas, a TFT as a switching device in the liquid crystal display will be discussed in the present invention. Also, only a gate electrode of the inverted stagger type TFT will be described herein, so that a detailed description on a source electrode and a drain electrode will be omitted.

[0008] FIGS. 1A to 1C are cross-sectional views illustrating a related art process of forming a gate electrode of a TFT.

[0009] Referring to FIG. 1A, a copper (Cu) layer for a first gate metal 12 is deposited onto a substrate 10 with a thickness in the range of about 1500 and 2000 . A tantalum (Ta) layer for a second gate metal 14 of a thickness in the range of about 500 and 1000 is deposited on the first gate metal 12. Then, the second gate metal 14 is etched by using a pattern to form a second gate pattern 14a, as shown in FIG. 1B.

[0010] Subsequently, the first gate metal 12 is etched by using a pattern to form a first gate pattern 12a, as shown in FIG. 1C. Herein, a gate electrode is formed as a bilayer structure, that is, a copper/tantalum (Cu/Ta) layer structure to prevent damage on the gate electrode in a later process. More specifically, a metal having an excellent electric conductivity is used as the first gate pattern 12a, and a metal for preventing ions of the first gate pattern 12a from being diffused at a high temperature in a later process is used as the second gate pattern 14a. In this process, the first gate pattern 12a is etched by wet-etching, and the second gate pattern 14a is etched by dry-etching.

[0011] The second gate pattern 14a acts as a diffusion barrier layer. Molybdenum (Mo), which is not easily etched, may be used to prevent the defect caused by a later etching process.

[0012] FIG. 2 is a cross-sectional view of a gate electrode of a TFT, wherein molybdenum (Mo) is used as a second gate pattern 16. A first gate pattern 12b of copper (Cu) is formed on a substrate 10, and a second gate pattern 16 is formed on the first gate pattern 12b. Herein, the first and second gate patterns 12b and 16 are processed by a single-step etching process.

[0013] The gate electrode of the related art TFT is formed by either a two-step etching process when tantalum (Ta) is used as the diffusion barrier layer, or a single-step etching process when molybdenum (Mo) is used as the diffusion barrier layer. However, it is difficult to have a uniform pattern because their etching ratios are different from that of copper (Cu). As a result, defects occur in the fabrication process.

[0014] Also, when copper (Cu) is used as the gate electrode 12 of the related art TFT, the copper (Cu) layer can be easily removed during the etching process, because a single copper (Cu) layer does not have a good adhesion to the TFT substrate 10 when forming the gate electrode 12. Accordingly, a gate wiring defect occurs during the process, thereby resulting in a poor yield.

[0015] On the other hand, when copper (Cu) is used as the source electrode and the drain electrode, the copper atom is diffused to an amorphous silicon layer at a temperature higher than about 200 C. and deteriorates the characteristic of a TFT. Consequently, copper (Cu) is hardly used as the source electrode and the drain electrode.

[0016] Accordingly, the present invention is directed to an etchant for etching metal wiring layers and a method for forming a thin film transistor by using the same that substantially obviates one or more of problems due to limitations and disadvantages of the related art.

[0017] Another object of the present invention is to provide an etchant for etching metal wiring layers comprising hydrogen peroxide (H₂O₂) and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) and a method for forming a thin film transistor by using the same.

[0018] Additional features and advantages of the invention will be set forth in the description which follows and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[0019] To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, an etchant for etching at least two different metal layers includes hydrogen peroxide (H₂O₂) and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO).

[0020] Herein, the etchant further includes fluorine (F).

[0021] In the etchant, the fluorine (F) has a concentration of about 0.1 wt % or more.

[0022] In the etchant, the carboxylic acid, which an organic acid includes COOH, includes one of acetic acid (CH₃COOH), citric acid (C₆H₈O₇), oxalic acid (C₂H₂O₄), and tartaric acid (C₄H₆O₆). The carboxylate salt includes one of ammonium acetate (CH₃COONH₄), sodium acetate (CH₃COONa), and potassium acetate (CH₃COOK). And, the acetyl group (CH₃CO) includes one of pivalic acid ((CH₃)₃C₂OOH), ammonium pivalate ((CH₃)₃C₂OONH₄), sodium pivalate ((CH₃)₃C₂OONa), and potassium pivalate ((CH₃)₃C₂OOK)

[0023] In the etchant, at least one of the carboxylic acid and the carboxylate salt has a concentration of about 0.5 wt % or more, and the hydrogen peroxide (H₂O₂) has a concentration of about 0.1 mol or more.

[0024] In the etchant, the at least two different metal layers include copper/titanium (Cu/Ti).

[0025] In the etchant, the at least two different metal layers include titanium/copper/titanium (Ti/Cu/Ti).

[0026] In another aspect of the present invention, a method of fabricating a metal wiring on a substrate includes forming a first metal layer on a substrate, forming a second metal layer on the first metal layer, simultaneously etching the first metal layer and the second metal layer with an etchant comprising hydrogen peroxide (H₂O₂) and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO)

[0027] In the method, the carboxylate acid, which an organic acid includes COOH, includes one of acetic acid (CH₃COOH), citric acid (C₆H₈O₇), oxalic acid (C₂H₂O₄), and tartaric acid (C₄H₆O₆). The carboxylate salt includes one of ammonium acetate (CH₃COONH₄), sodium acetate (CH₃COONa), and potassium acetate (CH₃COOK). And, the acetyl group (CH₃CO) includes one of pivalic acid ((CH₃)₃C₂OOH), ammonium pivalate ((CH₃)₃C₂OONH₄), sodium pivalate ((CH₃)₃C₂OONa), and potassium pivalate ((CH₃)₃C₂OOK)

[0028] In the method, at least one of the carboxylic acid and the carboxylate salt has a concentration of about 0.5 wt % or more, and the hydrogen peroxide (H₂O₂) has a concentration of about 0.1 mol or more.

[0029] Herein, the etchant further includes fluorine (F).

[0030] The first metal layer is titanium (Ti), and the second metal layer is copper (Cu).

[0031] In a further aspect of the present invention, a method of forming a thin film transistor includes forming a first metal layer including at least two different metal layers on a substrate, forming a gate electrode and a gate line by etching with an etchant comprising hydrogen peroxide (H₂O₂) and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO), forming a gate insulation layer on the substrate to cover the gate electrode and the gate line, sequentially forming an active layer and an ohmic contact layer on the gate insulation layer, forming a second metal layer including at least two different metal layers on the substrate, etching the second metal layer to form a source electrode and a drain electrode, forming a protective layer to cover the source electrode and the drain electrode on the gate insulation layer with a contact hole for exposing the drain electrode, and forming a pixel electrode connected to the drain electrode through the contact hole.

[0032] In the method, the etchant further includes fluorine (F).

[0033] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

[0034] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiments of the invention and together with the description serve to explain the principle of the invention.

[0035] In the drawings:

[0036] FIGS. 1A to 1C are cross-sectional views illustrating a process of forming a gate electrode of a related art TFT;

[0037] FIG. 2 is a cross-sectional view illustrating another process of forming a gate electrode of a related art TFT;

[0038] FIGS. 3A to 3E are cross-sectional views illustrating a method of forming a thin film transistor according to the present invention;

[0039] FIG. 4 is a graph illustrating variations in an etching rate of copper (Cu) with different concentrations of acetic acid contained in an etchant according to the present invention;

[0040] FIG. 5 is a graph illustrating variations in the etching rate of copper (Cu) with different concentrations of hydrogen peroxide contained in an etchant according to the present invention;

[0041] FIG. 6 is a graph illustrating variations in an etching rate of titanium (Ti) with different concentrations of a hydrofluoric acid contained in an etchant according to the present invention;

[0042] FIG. 7 is a cross-sectional view illustrating an electrode etched by an etchant according to the present invention;

[0043] FIG. 8 is a cross-sectional view of an electrode etched by an etchant according to the present invention; and

[0044] FIG. 9 is a perspective view of an electrode etched by an etchant according to the present invention.

[0045] Reference will now be made in detail to the illustrated embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

[0046] Referring to FIG. 3A, on a substrate 30 according to the present invention, a first metal layer 33 and a second metal layer 34, which will be a gate electrode 32, are sequentially deposited by sputtering. A titanium (Ti) layer may be selected for the first metal layer 33, whereas a copper (Cu) layer having a good conductivity may be chosen for the second metal layer 34. Herein, titanium (Ti) improves an adhesion between the copper (Cu) layer and the substrate 30. Meanwhile, the gate electrode 32 may be formed with triple metal layers (not shown) of a titanium/copper/titanium (Ti/Cu/Ti) structure.

[0047] Referring to FIG. 3B, the first metal layer 33 and the second metal layer 34 are patterned by photolithography and wet-etching to form the gate electrode 32 on the substrate 30.

[0048] More specifically, the gate electrode 32 formed of the first metal layer 33 of titanium (Ti) and the second metal layer 34 of copper (Cu) is etched with an etchant including hydrogen peroxide (H₂O₂), fluoric ion (F-Ion), and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO).

[0049] In the wet-etching using the etchant according to the present invention, one of dipping and spraying is used in a bath (not shown).

[0050] More specifically, the copper (Cu) layer of the second metal layer for the gate electrode 32 formed on the substrate 30 is etched with an etchant including hydrogen peroxide (H₂O₂) and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) by a chemical reaction as in the following chemical reactions 1 and 2.

[0051] Herein, the carboxylic acid, which an organic acid includes COOH, may be one of acetic acid (CH₃COOH), citric acid (CH₈,₇), oxalic acid (C₂H₂O₄), and tartaric acid (C₄H₆O₆). The carboxylate salt may be one of ammonium acetate (CH₃COONH₄), sodium acetate (CH₃COONa), and potassium acetate (CH₃COOK). The acetyl group (CH₃CO) may be one of pivalic acid ((CH₃)₃C₂OOH), ammonium pivalate ((CH₃)₃C₂OONH₄), sodium pivalate ((CH₃)₃C₂OONa), and potassium pivalate ((CH₃)₃C₂OOK).

[0052] Chemical Reaction 1

[0053] Chemical Reaction 2

[0054] In an etching mechanism of the copper (Cu) layer according to the chemical reactions 1 and 2, a reaction occurs between copper (Cu) and oxygen (O) contained in the hydrogen peroxide (H₂O₂) to separate oxidized copper (CuO) and water (H₂O) from the reactions. Subsequently, the oxidized copper (CuO) formed by the reaction between the copper (Cu) and the hydrogen peroxide (H₂O₂) reacts with one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO), thereby forming copper acetate (Cu(CH₃COO)₂) in being etched.

[0055] Likewise, after the etching of the copper (Cu) layer, which is the second metal layer 34 of the gate electrode 32, the first metal layer 33 of titanium (Ti) layer is etched. The titanium (Ti) layer is etched with fluoride having fluoric ion (F-Ion), which is contained in the etchant, by a chemical reaction, as shown in the following chemical reaction 3.

[0056] Chemical Reaction 3

[0057] In an etching mechanism of the titanium (Ti) layer according to the chemical reaction 3, titanium (Ti) easily reacts with fluoric ion (F-Ion) and forms titanium fluoride (TiF₄) in being etched. Herein, when about 0.1 wt % or more fluoric ion (F-Ion) is contained in the etchant, and one of hydrogenfluoric acid (HF), ammonium fluoride (NH₄F), potassium fluoride (KF), sodium fluoride (NaF), and potassium bifluoride (KHF₂) is used to form an aqueous solution, the ions are easily dissociated in forming the solution.

[0058] Similarly, a gate insulation layer 36, an active layer 38 and an ohmic contact layer 40 are deposited thereon, as illustrated in FIG. 3C, on the TFT substrate 30 where the gate electrode 32 is formed by using an etchant including hydrogen peroxide (H₂O₂), fluoric ion (F-Ion), and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO)

[0059] Referring to FIG. 3C, the gate insulation layer 36 is formed by depositing an insulation material of silicon nitride or silicon oxide onto the entire surface of the substrate 30. An amorphous silicon layer and an amorphous silicon layer doped with highly concentrated impurities are sequentially deposited on the gate insulation layer 36 by using chemical vapor deposition (CVD). The amorphous silicon layer and the amorphous silicon layer doped with the impurities are etched to be the active layer 38 and the ohmic contact layer 40 by photolithography, respectively.

[0060] Referring to FIG. 3D, source and drain electrodes 42 and 52 are formed on the gate insulation layer 36 to cover the ohmic contact layer 40. The source and drain electrodes 42 and 52 consist of the first metal layers 43 and 53 and the second metal layers 44 and 54, respectively. Alternatively, the source and drain electrodes 42 and 52 may be formed with triple metal layers (not shown) of a titanium/copper/titanium (Ti/Cu/Ti) structure.

[0061] The source and drain electrodes 42 and 52 are formed by photolithography after depositing the first metal layers 43 and 53 and the second metal layers 44 and 54 on the gate insulation layer 36 by using CVD or sputtering to cover the ohmic contact layer 40.

[0062] Then, the source and drain electrodes 42 and 52 formed with the first metal layers 43 and 53 of copper (Cu) and the second metal layers 44 and 54 of titanium (Ti) are simultaneously formed by using the same method as the gate electrode 32. More specifically, the source and drain electrodes 42 and 52 are etched by using an etchant including hydrogen peroxide (H₂O₂), fluoric ion (F-Ion), and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO).

[0063] The ohmic contact layer 40 exposed by using a mask is dry-etched to expose the active layer 38 between the source and drain electrodes 42 and 52. An area corresponding to the gate electrode 32 between the source and drain electrodes 42 and 52 of the active layer 38 becomes a channel.

[0064] Referring to FIG. 3E, a protective layer 46 is formed by depositing an insulation material on the entire surface of the substrate 30. In this case, a contact hole 49 exposing a portion of the drain electrode 52 is formed therein.

[0065] The protective layer 46 is formed of either an inorganic insulation material, such as silicon nitride and silicon oxide, or an organic insulation material having a small dielectric constant, such as an acrylic organic compound, teflon, benzocyclobutene (BCB), Cytop, and perfluorocyclobutane (PFCB).

[0066] A pixel electrode 48 is formed on the protective layer 46. A transparent conductive material, such as ITO, IZO, and ITZO, is deposited to form the pixel electrode 48. The pixel electrode 48 is electrically in contact with the drain electrode 52 through the contact hole 49.

[0067] As described above, a TFT is formed by sequentially depositing the gate electrode 32, the gate insulation layer 36, the active layer 38, the ohmic contact layer 40, and the source and drain electrodes 42 and 52 on the substrate 30. The gate electrode 32 is connected to a gate line (not shown) and the source electrode 42 is connected to a data line (not shown). The drain electrode 52 is in contact with the pixel electrode 48 through the contact hole 49 formed on the protective layer 46.

[0068] FIG. 4 is a graph illustrating variations in an etching rate of copper (Cu) with different concentrations of acetic acid (CH₃COOH) contained in an etchant according to the present invention.

[0069] Referring to FIG. 4, the Y-axis represents an etching rate (/mm) of copper (Cu), and the X-axis represents a concentration of acetic acid (CH₃COOH). Also, a concentration of hydrogen peroxide (H₂O₂) contained in the etchant is set to be about 1 mol, and an etching temperature is about 25 C.

[0070] The copper (Cu) layer cannot be etched when the concentration of one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) contained in the etchant is about 0.5 wt %. However, the copper (Cu) layer is etched when the concentration of one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) contained in the etchant is about 0.5 wt % or more. In the process, when one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) is contained in the etchant with the concentration of about 3 wt % or more, the etching rate is not changed with a higher concentration.

[0071] FIG. 5 is a graph illustrating variations in the etching rate of copper (Cu) with different concentrations of hydrogen peroxide (H₂O₂) contained in an etchant according to the present invention.

[0072] Referring to FIG. 5, the Y-axis represents the etching rate (/mm) of copper (Cu), and the X-axis represents a concentration of hydrogen peroxide (H₂O₂). Also, a concentration of acetic acid (CH₃COOH) contained in the etchant is set to be about 10%, and an etching temperature is about 25 C.

[0073] The copper (Cu) layer cannot be etched when the concentration of hydrogen peroxide (H₂O₂) contained in the etchant is about 0 mol. However, the copper (Cu) layer is etched when the concentration of hydrogen peroxide (H₂O₂) contained in the etchant is about 0.1 mol or more. In this process, when the concentration of hydrogen peroxide (H₂O₂) contained in the etchant is low enough (e.g., about 0.6 mol or less), the etching rate increases slowly. When the concentration is high enough (e.g., about 0.6 mol or more), the etching rate is not changed regardless of the concentration.

[0074] The concentration of hydrogen peroxide (H₂O₂) and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) contained in the etchant may be changed in accordance with a thickness of copper (Cu).

[0075] FIG. 6 is a graph illustrating variations in an etching rate of titanium (Ti) with different concentrations of a hydrofluoric acid contained in an etchant according to the present invention.

[0076] Referring to FIG. 6, the Y-axis represents an etching time (sec.) of titanium (Ti), and the X-axis represents a concentration of hydrofluoric acid (HF). Also, a thickness of the titanium (Ti) is set to be about 1000 , and an etching temperature is about 25 C.

[0077] An etching time of titanium (Ti) decreases at a constant rate while a concentration of hydrofluoric acid (HF) increases. Accordingly, the concentration of hydrofluoric acid (HF) contained in the etchant is determined in accordance with a thickness of the titanium (Ti) layer.

[0078] FIG. 7 is a cross-sectional view of a gate electrode 32 formed by etching with an etchant, which contains hydrogen peroxide (H₂O₂) of about 1 mol, acetic acid (CH₃COOH) of about 10%, and fluoric ion (F-Ion) of about 0.3%, according to the present invention.

[0079] FIGS. 8 and 9 are a cross-sectional view and a plane view of the gate electrode of FIG. 7.

[0080] Referring to FIGS. 7 to 9, the gate electrode 32 is etched with an etching time of about 80 sec., an etching temperature of about 25 C., and by using a spraying method. The etchant includes a substance for etching a copper (Cu) layer and a substance for etching a titanium (Ti) layer. More specifically, the copper (Cu) etchant includes hydrogen peroxide (H₂O₂) of about 0.1 mol or more and the acetic acid (CH₃COOH) of about 0.5 wt % or more to etch the copper (Cu) layer of about 2000 , and the titanium (Ti) etchant includes fluoric ion (F-Ion) of about 0.3% or more to etch the titanium (Ti) layer of about 200 .

[0081] In this way, the etchant for etching the metal layer, where the copper (Cu) layer and the titanium (Ti) layer for forming the gate electrode 32 of the TFT, can have different concentrations of hydrogen peroxide (H₂O₂), fluoric ion (F-Ion), and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) in accordance with the thickness of the copper (Cu) layer and the titanium (Ti) layer.

[0082] For example, a concentration of acetyl group (CH₃CO) should be about 0.5 wt % or more, a concentration of hydrogen peroxide (H₂O₂) should be about 0.1 mol or more, a concentration of fluoride ion (F-Ion) should be about 0.1 wt % or more in the etchant containing hydrogen peroxide (H₂O₂), fluoric ion (F-Ion), and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO)

[0083] As described above, according to the present invention, the gate electrode, the source electrode, and the drain electrode of the transistor of the titanium (Ti) layer and the copper (Cu) layer are etched at the same time using the etchant containing hydrogen peroxide (H₂O₂), fluoric ion (F-Ion), and one of carboxylic acid, carboxylate salt, and acetyl group (CH₃CO) to improve an adhesion of the copper (Cu) layer to the substrate, and thereby preventing the copper (Cu) layer from being peeled off from the substrate. Also, since copper (Cu) having a low resistance is used as an electrode material, a width of the electrode can be reduced. As a result, a panel with high precision is fabricated in accordance with the present invention.

[0084] Also, the etchant according to the present invention is used to process a wiring material for the electronic equipment such as a semiconductor device having titanium (Ti) and copper (Cu) layers.

[0085] It will be apparent to those skilled in the art that various modifications and variations can be made in the etchant for etching metal wiring layers and the method for forming a thin film transistor by using the same of the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.