US 12,640,331 B2Grant
Mounting substrate, blanking aperture array chip, blanking aperture array system and multi charged particle beam irradiation apparatus
Issue Date:2026-05-26
•19 Claims
•10 Drawing Sheets
Abstract
According to one embodiment of the present invention, a mounting substrate is installed on a multi charged particle beam irradiation apparatus, and a blanking aperture array chip provided with blanking electrodes to perform blanking deflection on beams in a multi charged particle beam is mounted on the mounting substrate. The mounting substrate includes an opening through which the multi charged particle beam passes, a plurality of control circuits that supply a control signal to the blanking electrodes for each of a plurality of areas into which the blanking aperture array chip is divided, and grounds, each of which is provided for a corresponding one of the plurality of control circuits and configured to supply a ground electrical potential to the corresponding control circuit. The grounds corresponding to the control circuits are electrically separated from each other.
Metadata
Assignee
- NuFlare Technology, Inc.
Inventors
- Toshiki Kimura
- Hirofumi Morita
- Takanao Touya
- Hayato Kimura
- Kazuhiro Chiba
Application Information
Application Number:US 18/331,502
Filing Date:2023-06-08
Priority Date:2022-07-07
Art Unit:2881
Classifications
IPC:
H01J37/04H01J37/147H01J37/304
Patent Drawings (10 sheets)
Description
Cross Reference to Related Application
[0001] This application is based upon and claims benefit of priority from the Japanese Patent Application No. 2022-109860, filed on Jul. 7, 2022, and the Japanese Patent Application No. 2023-070231, filed on Apr. 21, 2023, the entire contents of which are incorporated herein by reference.
Field
[0002] The present invention relates to a mounting substrate, a blanking aperture array chip, a blanking aperture array system and a multi charged particle beam irradiation apparatus.
Background
[0003] With high integration of LSI, the circuit line width of semiconductor devices has been further miniaturized. An electron beam writing technique with a superior resolution is used as a method of forming an exposure mask (the one used in a stepper or a scanner is also called a reticle) for forming a circuit pattern on these semiconductor devices.
[0004] As electron beam writing apparatuses, writing apparatuses using a multi-beam are being developed. As compared to when a single electron beam is used for writing, more beams can be radiated using a multi-beam, thus the throughput can be significantly improved. In a multi-beam writing apparatus, a multi-beam is formed, for example, by passing an electron beam discharged from an electron gun through an aperture substrate having a plurality of openings, blanking control is performed on each beam by a blanking aperture array chip, and those beams that are not shielded are reduced by an optical system, and radiated to a substrate placed on a movable stage.
[0005] The blanking aperture array chip has a plurality of openings. Each of the openings is provided with a blanker (electrode pair) that performs blanking control on a beam, and a control signal for switching between ON and OFF of the beam is given to each blanker. Thus, a control circuit with current paths arranged in a complicated manner is incorporated in a mounting substrate on which the blanking aperture array chip is mounted.
[0006] There was a problem in the past that the position of an electron beam varies due to the effect of a magnetic field generated by a current which flows through the control circuit.
Brief Description of the Drawings
[0007] FIG. 1 is a schematic view of a multi charged particle beam writing apparatus according to an embodiment of the present invention.
[0008] FIG. 2 is a schematic view of a shaping aperture array substrate.
[0009] FIG. 3 is a schematic configuration view of a mounting substrate and a blanking aperture array chip.
[0010] FIG. 4 is a plan view of a circuit plane.
[0011] FIG. 5 is a plan view of the mounting substrate.
[0012] FIG. 6A and FIG. 6B are perspective views of the mounting substrate.
[0013] FIG. 7 is a plan view of the mounting substrate.
[0014] FIG. 8 is a plan view of the mounting substrate.
[0015] FIG. 9 is a plan view of the mounting substrate.
[0016] FIG. 10 is a plan view of the mounting substrate.
[0017] FIG. 11 is a plan view of the mounting substrate.
[0018] FIG. 12 is a plan view of the mounting substrate.
[0019] FIG. 13 is a plan view of the mounting substrate.
[0020] FIG. 14A and FIG. 14B are plan views of the mounting substrate.
[0021] FIG. 15 is a view illustrating a method of attaching the mounting substrate.
[0022] FIG. 16 is a cross-sectional view of the mounting substrate.
[0023] FIG. 17 is a cross-sectional view of a blanking aperture array chip.
[0024] FIG. 18 is a cross-sectional view of a blanking aperture array system.
[0025] FIG. 19 is a conceptual view showing return currents.
[0026] FIG. 20 is a cross-sectional view of the mounting substrate.
[0027] FIG. 21 is a cross-sectional view of the mounting substrate.
[0028] FIG. 22 is a cross-sectional view of the mounting substrate.
[0029] FIG. 23 is a cross-sectional view of the mounting substrate.
Detailed Description
[0030] According to one embodiment of the present invention, a mounting substrate is installed on a multi charged particle beam irradiation apparatus, and a blanking aperture array chip provided with blanking electrodes to perform blanking deflection on beams in a multi charged particle beam is mounted on the mounting substrate. The mounting substrate includes an opening through which the multi charged particle beam passes, a plurality of control circuits that supply a control signal to the blanking electrodes for each of a plurality of areas into which the blanking aperture array chip is divided, and grounds, each of which is provided for a corresponding one of the plurality of control circuits and configured to supply a ground electrical potential to the corresponding control circuit. The grounds corresponding to the control circuits are electrically separated from each other.
[0031] Hereinafter, an embodiment of the present invention will be described with reference to the drawings. In this embodiment, a configuration using an electron beam as an example of a charged particle beam will be described. However, the charged particle beam is not limited to the electron beam, and may be another charged particle beam such as an ion beam.
[0032] FIG. 1 is a schematic view of a writing apparatus according to an embodiment. A writing apparatus 100 illustrated in FIG. 1 is an example of a multi charged particle beam writing apparatus. The writing apparatus 100 includes an electron column 102 and a writing chamber 103. In the electron column 102, an electron gun 111, an illumination lens 112, a shaping aperture array substrate 10, a blanking aperture array chip 30, a reduction lens 115, a limiting aperture member 116, an objective lens 117 and a deflector 118 are disposed.
[0033] The blanking aperture array chip (BAA chip) 30 is mounted (installed) on the mounting substrate 40, and those are electrically coupled by flip chip bonding or wire bonding (see FIG. 3 ). An opening 42 (see FIG. 1 , FIG. 3 , FIG. 4 ) for passing an electron beam (multi-beam 130M) is formed in the central portion of the mounting substrate 40. The BAA chip 30 is mounted to be positioned above the opening 42. When installing the mounting substrate 40 on which the BAA chip 30 is mounted in the electron column 102, the BAA chip 30 may be installed looking toward upper side or bottom side.
[0034] In the writing chamber 103, an XY stage 105 is disposed. At the time of writing, a sample 101, such as a mask, serving as a writing target substrate is disposed on the XY stage 105. The sample 101 includes an exposure mask at the time of manufacturing a semiconductor device, or a semiconductor substrate (silicon wafer) on which a semiconductor device is manufactured. In addition, the sample 101 includes a mask blank which is coated with resist and on which nothing has been written.
[0035] As illustrated in FIG. 2 , in the shaping aperture array substrate 10, openings (first openings) 12 are formed in m vertical rows×n horizontal columns (m, n≥2) with a predetermined arrangement pitch. The openings 12 are formed as rectangles having the same dimensional shape, for example. The shape of the openings 12 may be circular. A multi-beam 130M is formed by part of an electron beam 130 passing through this plurality of openings 12.
[0036] The BAA chip 30 is provided below the shaping aperture array substrate 10, and passage holes 32 (second openings, apertures) are formed corresponding to the arrangement positions of the openings 12 of the shaping aperture array substrate 10. In the vicinity of each passage hole 32 of the BAA chip 30, a blanker consisting of a set of two blanking electrodes 34 (see FIG. 3 ) as a pair is disposed. One of the blanking electrodes 34 is fixed to the ground potential, and the other is switched between the ground potential and another potential.
[0037] An electron beam passing through each passage hole 32 is independently deflected by a voltage applied to the blanker. In this manner, a plurality of blankers perform blanking deflection on corresponding beams of the multi-beam 130M which has passed through the plurality of openings 12 of the shaping aperture array substrate 10.
[0038] In the writing apparatus 100, an electron beam 130 emitted from the electron gun 111 (emitter) illuminates the shaping aperture array substrate 10 in its entirety substantially perpendicularly by the illumination lens 112. The electron beam 130 passes through the plurality of openings 12 of the shaping aperture array substrate 10, thereby forming a plurality of electron beams (multi-beam) 130M. The multi-beam 130M passes through between the blanking electrodes 34 of each of corresponding blankers of the BAA chip 30.
[0039] The multi-beam 130M which has passed through the BAA chip 30 is reduced by the reduction lens 115, and travels to a hole in the center of the limiting aperture member 116. Here, an electron beam deflected by a blanker of the BAA chip 30 is displaced from the hole in the center of the limiting aperture member 116, and blocked by the limiting aperture member 116. In contrast, an electron beam not deflected by a blanker passes through the hole in the center of the limiting aperture member 116. Blanking control is performed by ON/OFF of a blanker, and ON/OFF of the beam is controlled.
[0040] In this manner, the limiting aperture member 116 blocks those beams that are deflected by the plurality of blankers so as to achieve a beam-off state. The beam for one shot is formed by a beam which has passed through the limiting aperture member 116 during a time from beam ON to beam OFF.
[0041] The multi-beam which has passed through the limiting aperture member 116 is focused by the objective lens 117, and forms a pattern image with a desired reduction ratio. The entire multi-beam is collectively deflected by the deflector 118 in the same direction, and is radiated to respective irradiation positions of the beams on the sample 101. When the XY stage 105 is continuously moved, the irradiation positions of the beams are controlled by the deflector 118 so as to follow the movement of the XY stage 105.
[0042] The multi-beams radiated at one time are ideally arranged with the pitch which is the product of the arrangement pitch of the plurality of openings 12 of the shaping aperture array substrate 10 and the above-mentioned desired reduction ratio. The writing apparatus 100 performs a writing operation by a raster scan method for irradiating with a shot beam sequentially, and when a desired pattern is written, an unnecessary beam is controlled to be beam off by the blanking control.
[0043] A control signal for ON/OFF control of the beam is supplied to each blanker of the BAA chip 30 through a control circuit provided in the mounting substrate 40. For example, the mounting substrate 40 is rectangular, and as illustrated in FIG. 4 , a control circuit 44L is provided in the area on one half side (the left side in FIG. 4 ) and a control circuit 44R is provided in the area on the other half side (the right side in FIG. 4 ) with the opening 42 (third opening) in the central portion interposed between both sides. The control circuits 44L, 44R are each a multi-layered circuit, and have stacked wiring layers and power-supply planes. FIG. 4 is a plan view of the wiring layers in the mounting substrate 40.
[0044] The control circuit 44L is provided with wires for transmitting a control signal to the blankers on the left half side of the BAA chip 30. The control circuit 44R is provided with wires for transmitting a control signal to the blankers on the right half side of the BAA chip 30. The control circuits supply control signals to blanker groups disposed in predetermined areas in the BAA chip 30, for example, division areas divided into the right and left.
[0045] The plan-view shape of a wire formation area and a power-supply plane of the control circuits 44L, 44R is preferably, for example, a simple shape such as a rectangle in order to prevent the occurrence of variation in beam position due to a magnetic field generated by the control circuits. In order to prevent the occurrence of variation in beam position due to a magnetic field generated by the control circuits 44L, 44R, wires 200L, 200R in the control circuits are preferably disposed so that the directions in which a current flows in outward and return are parallel as much as possible. Here, the “outward” corresponds to a current which flows through the wires 200L, 200R, and travels to the blanker groups of the BAA chip 30. For example, a current flows from the left end of the mounting substrate 40 toward the center through the wire 200L. The “return” corresponds to a return current which flows through the ground layer.
[0046] In this embodiment, a solid-shaped (plane-shaped) ground potential supply layer (hereinafter referred to as a ground or a ground layer) is electrically divided for each control circuit. For example, as illustrated in FIG. 5 , the ground potential supply layer is electrically divided into ground G1 for the control circuit 44L and ground G2 for the control circuit 44 R. The ground G1 is disposed on one half side of the mounting substrate 40, and the ground G2 is disposed on the other half side of the mounting substrate 40.
[0047] FIG. 16 is a cross-sectional view of the mounting substrate 40 along line XVI-XVI in FIG. 5 . The ground G1 has a plurality of ground layers 61. The ground layers 61 are connected through vias 71. A circuit section (the wiring layers and power-supply planes mentioned above) constituting the control circuit 44L is provided between the ground layers 61. Similarly, the ground G2 has a plurality of ground layers 62. The ground layers 62 are connected through vias 72. A circuit section (the wiring layers and power-supply planes mentioned above) constituting the control circuit 44R is provided between the ground layers 62.
[0048] Of the ground layers 61, 62, the ones located on the surface layer of the mounting substrate 40 are formed by gold plating, for example. Electrical charge of the mounting substrate 40 by an electron beam can be prevented by applying gold plating to the substrate surface of the mounting substrate 40. Of the ground layers 61, 62, the ones located inside the mounting substrate 40 are composed of copper or tungsten, for example.
[0049] The ground G1 and the ground G2 are separated on the surface of the mounting substrate 40, and an insulation section 46 (composed of a mounting substrate material) where the surface of the mounting substrate 40 is exposed is provided between the ground G1 and the ground G2 so that the ground G1 and the ground G2 are electrically divided. Here, electrically divided may be expressed as electrically separated or electrically independent. In the embodiment below, “electrically divided” may be simply referred to as “divided”. The mounting substrate 40 is composed of a publicly known insulating material such as FR4 and ceramic (Al2O3).
[0050] Even inside the mounting substrate 40, the ground layers 61 and the ground layers 62 are disposed spaced apart therefrom in a planar direction, and are electrically divided. For example, in the surface and the inside of the mounting substrate 40, the gap between the ends (the right ends in FIG. 16 ) of the ground layers 61 and the ends (the left ends in FIG. 16 ) of the ground layers 62 is approximately 0.05 mm to 30 mm.
[0051] Traditionally, an electrical signal is supplied from the right and left of the BAA chip to control an operation, and the mounting substrate is provided with two control circuits, and operated with the ground in common, the two control circuits being a control circuit to supply an electrical signal from the left side of the BAA chip and a control circuit to supply an electrical signal from the right side of the BAA chip. The current supplied from one of the control circuits to the BAA chip has complicated current paths, such as a path to return to a ground layer from the same control circuit and a path to return to a ground layer from the other control circuit, thus a distribution of complicated magnetic fields is generated.
[0052] However, as described above, a current in one control circuit can substantially be prevented from flowing through the other control circuit via the BAA chip 30 and the mounting substrate 40 by dividing the ground for each of the control circuits, and return currents RC1, RC2 as illustrated in FIG. 19 flow through the grounds G1, G2. Thus, the magnetic field generated by a current which flows through each control circuit is likely to be canceled by the magnetic field generated by a return current which flows through the ground corresponding to the control circuit, thus the effect of the magnetic field on the beam can be prevented.
[0053] When the ground is divided by the insulation section 46 at the center of the mounting substrate 40, as illustrated in FIG. 6A , an end face of the insulation section 46 (the insulating material of the mounting substrate 40) is located in a lateral face of an opening 42. In this case, when a multi-beam passes through the opening 42, the insulation section 46 is charged with electricity, and abnormal deflection of the beam may occur.
[0054] Thus, as illustrated in FIG. 6B , the insulation section 46 is preferably covered with a high resistance film 48. The high resistance film 48 prevents electrical charge as well as achieves division into the ground G1 and the ground G2, and has a higher resistance than the wire material of the control circuit and a lower resistance than the insulation section 46 (the material constituting the mounting substrate 40), and preferably has a resistance value around 50Ω or more and 1 MΩ or less, for example. The material for the high resistance film 48 is CrN, AlN, TiN, Pt, Ti.
[0055] The ground may be divided into sections, the number of which is larger than the number of control circuits. FIG. 7 illustrates an example in which the ground is divided into three. The insulation section 46 (division pattern) in a linear form extending in a transverse direction of the mounting substrate 40 is provided between the control circuit 44L and the opening 42 and between the control circuit 44R and the opening 42 to divide the ground into three grounds G1 to G3 so that the ground is not in common between the control circuit 44L and the control circuit 44R. The ground G1 corresponds to the control circuit 44L, and the ground G2 corresponds to the control circuit 44R. In this configuration, an end face of the mounting substrate 40 is not exposed to the opening 42, and the high resistance film 48 illustrated in FIG. 6B is unnecessary.
[0056] In the configuration illustrated in FIG. 7 , two insulation sections 46 are preferably located outside the area where the BAA chip 30 is installed. In other words, the BAA chip 30 is preferably installed in the area between the two insulation sections 46.
[0057] As illustrated in FIG. 8 , FIG. 9 , the insulation sections 46 may have a broken-line shape so as to be close to the control circuits 44L, 44R. When the insulation sections 46 are linear, return currents along the paths as illustrated by a dashed line in FIG. 19 may occur; however, the path of return currents can be made more parallel to the wire direction of a control circuit by forming a broken-line shape with the insulation sections 46, thus the effect of reducing the variation in beam position can be increased.
[0058] The number of control circuits is not limited to two, and may be three or more.
[0059] FIG. 10 illustrates an example in which the mounting substrate 40 is provided with four control circuits 44a to 44d. The control circuits 44a to 44d supply control signals to respective blanker groups in four division areas, into which the BAA chip 30 is divided.
[0060] The control circuits 44a to 44d are each provided between one side of the opening 42 and one of four sides of the outer peripheral edge of the mounting substrate 40, and are separated by the insulation sections so that the ground is not in common between the control circuits 44a to 44d. For example, the ground is separated by a rectangular frame-shaped insulation section 46a surrounding the opening 42, and insulation sections 46d, 46e which linearly extend from the corners of the insulation section 46a and are parallel to the four sides of the mounting substrate 40.
[0061] The insulation sections 46d extend in the left-right direction from the corners of the insulation section 46a. The insulation sections 46e extend in the up-down direction from the corners of the insulation section 46a.
[0062] The insulation sections 46d and the horizontal line portions of the insulation section 46a are located on the same straight line. The insulation sections 46e and the vertical line portions of the insulation section 46a are located on the same straight line.
[0063] In other words, the insulation sections are formed in a lattice pattern in FIG. 10 , and the grounds correspond to the control circuits 44a to 44d are separated.
[0064] As illustrated in FIG. 11 , when some control circuits (the control circuits 44a, 44b) have a larger size, and the insulation sections cannot be formed in a lattice pattern, insulation sections 46f extending in a diagonal direction toward the outer peripheral edge side from the four corners of the rectangular frame-shaped insulation section 46a may be formed.
[0065] One ends of the insulation sections 46f are connected to the corners of the insulation section 46a, and the insulation sections 46d, 46e extend from the other ends of the insulation sections 46f parallel to the sides in the left-right direction, and the sides in the up-down direction of the mounting substrate 40.
[0066] As illustrated in FIG. 12 , a configuration may be adopted in which the ground is divided into five parts by a rectangular frame-shaped insulation section 46a surrounding the opening 42, and insulation sections 46b linearly extending in a diagonal direction from the corners of the insulation section 46a to the corners of the mounting substrate 40.
[0067] FIG. 13 illustrates an example in which the mounting substrate 40 is provided with six control circuits 44a to 44f. In this example, the configuration illustrated in FIG. 12 is further provided with insulation sections 46c. The insulation sections 46b, 46c radially extend from the frame-shaped insulation section 46a to the outer periphery of the mounting substrate 40.
[0068] In the configuration illustrated in FIG. 10 to FIG. 13 , the plan-view shape of the mounting substrate 40 is rectangular, and multiple control circuits and insulation sections are disposed with a rotational symmetry of 180° about an axis passing through the center of the opening 42 and perpendicular to the major surface of the mounting substrate 40.
[0069] As illustrated in FIGS. 14A and 14B , when the plan-view shape of the mounting substrate 40 is square, the multiple control circuits and insulation sections may be disposed with a rotational symmetry of 90° about an axis passing through the center of the opening 42 and perpendicular to the major surface of the mounting substrate 40.
[0070] Even when the number of control circuits of the mounting substrate 40 is increased to 6, 8, 10 . . . , as in the configuration illustrated in FIG. 10 to FIGS. 14A and 14B , the mounting substrate 40 is preferably designed and manufactured by combining the rectangular frame-shaped insulation section surrounding the opening 42, the insulation sections extending parallel to the four sides of the peripheral edge of the mounting substrate 40, and the insulation sections extending in a diagonal direction.
[0071] In an electron beam writing apparatus, from the view point of stability of the electron beam, the ground is required to have the same potential as the electron column 102. Thus, the mounting substrate 40 is fixed to the electron column 102 using a metal fixing component, and the ground is electrically shorted to the electron column 102. However, as illustrated in FIG. 15 , a high resistance plate 52 having a resistance value of around 50Ω to 1 MΩ is preferably provided between the mounting substrate 40 and fixing components 50 for the electron column 102 so that divided sections of the ground are not electrically connected. Consequently, each ground is connected to the electron column 102 with a certain resistance value. In addition, with the high resistance plate 52 interposed, a common ground is prevented from being formed by electrical connection of divided sections of the ground.
[0072] As the material for the high resistance plate 52, for example, a plate made of SiN or AlN, or a Ti plate on which an AlN film is formed can be used.
[0073] In this manner, according to this embodiment, a current from one control circuit is substantially prevented from flowing to other control circuits through the BAA chip and the mounting substrate by providing divided grounds corresponding to multiple control circuits on the mounting substrate 40. As a result, the magnetic field generated by a current which flows through each control circuit can be cancelled by the magnetic field generated by a return current which flows through a corresponding ground, thus the effect on the electron beam can be reduced.
[0074] In the aforementioned embodiment, a configuration has been described in which the multi-beam 130M is formed by part of the electron beam 130 passing through the plurality of openings 12 of the shaping aperture array substrate 10; however, the method of forming a multi-beam is not limited to this, and for example, a plurality of emitters to emit an electron beam may be provided.
[0075] In the aforementioned embodiment, a multi beam writing apparatus has been described as an example of an apparatus on which the blanking aperture array system having the BAA chip and the mounting substrate is installed, however, the apparatus is not limited to this. The blanking aperture array system can be similarly installed, for example, on an apparatus that irradiates with a multi-beam, such as an inspection apparatus that inspects a defect of a pattern.
[0076] In the aforementioned embodiment, an example has been described in which the ground of the mounting substrate 40 is divided; however, the ground of the BAA chip 30 may be further divided. For example, as illustrated in FIG. 17 , a plurality of ground layers 81 are provided on one half side of the BAA chip 30 comprised of a silicon substrate, and a plurality of ground layers 82 are provided on the other half side. The ground layers 81 are connected through vias 91. In addition, the ground layers 82 are connected through vias 92.
[0077] Of the plurality of ground layers 81, 82, the surface ground layers are for the blanking electrodes 34. A power supply layer is provided between the ground layers 81, between the ground layers 82.
[0078] The ground layers 81 and the ground layers 82 are disposed spaced apart therefrom, and are electrically divided. For example, the ground layers 81 are for the control circuits of the blankers on the left half side of the BAA chip 30, and the ground layers 82 are for the control circuits of the blankers on the right half side of the BAA chip 30.
[0079] The ground layers 81 and the ground layers 82 are connected to different grounds of the mounting substrate 40. For example, the ground layers 81 are connected to ground G1 of the mounting substrate 40, and the ground layers 82 are connected to ground G2 of the mounting substrate 40.
[0080] The number of divided grounds of the BAA chip 30 and the number of divided grounds of the mounting substrate 40 may be the same or may be different. FIG. 18 illustrates an example in which the BAA chip 30 with two divided grounds is installed on the mounting substrate 40 with three divided grounds with a chip carrier C interposed therebetween.
[0081] The lower surface of the chip carrier C and the upper surface of the mounting substrate 40 are fixed by adhesion using a conductive adhesive agent, or sintering bonding using Ag nanoparticles. In order to prevent electrical conduction between the divided grounds of the mounting substrate 40, a conductive adhesive agent is preferably applied not across a ground divider (a section that separates the ground) of the mounting substrate 40.
[0082] The ground of the mounting substrate 40 may not be divided, and the ground of the BAA chip 30 may be divided.
[0083] As illustrated in FIG. 20 , the ground layers 61 of the ground G1 and the ground layers 62 of the ground G2 may be disposed spaced apart therefrom on the upper surface of the mounting substrate 40 and inside the mounting substrate 40, and a ground layer 63 not via-connected to (independent from) the ground layers 61, 62 may be provided on the lower surface of the mounting substrate 40.
[0084] By using such a configuration, a high resistance plate 52 can be omitted between the fixing component 50 (see FIG. 15 ) and the ground layer 63.
[0085] As illustrated in FIG. 21 , even when the ground is divided into three grounds G1 to G3, and the ground G1, the ground G2 on the left and right correspond to respective control circuits 44L, 44R (see FIG. 7 ), a ground layer 65 not via-connected to the ground layers 61, 62 of the grounds G1, G2 may be provided on the lower surface of the mounting substrate 40. Ground layers 64 of the ground G3 are via-connected to the ground layer 65. It can be explained that the ground layer 65 is one of the plurality of ground layers 64 constituting the ground G3, the one being disposed on the lower surface of the mounting substrate 40. The ground layer 65 is provided on substantially the entire lower surface of the mounting substrate 40, and extends to a region below the ground layers 61, 62 of the grounds G1, G2.
[0086] The high resistance plate 52 provided on the lower and upper surface of the mounting substrate 40 (see FIG. 15 ) can be omitted because the ground 64 and 65 are completely separated from the ground of control circuit of the mounting substrate.
[0087] As illustrated in FIG. 22 , a resistance component 54 to connect the ground G1 and the ground G3 and a resistance component 56 to connect the ground G2 and the ground G3 may be disposed on the upper surface of the mounting substrate 40. The resistance components 54, 56 are disposed across an insulation section between the grounds. The resistance components 54, 56 have a resistance value of around 200Ω to 1 MΩ. A plurality of resistance components 54, 56 may be disposed.
[0088] For the mounting substrate with two divided grounds illustrated in FIG. 20 , a resistance component to connect the grounds may also be disposed. For example, as illustrated in FIG. 23 , a resistance component 58 to connect the ground G1 and the ground G2 may be disposed across an insulation section between the grounds on the upper surface of the mounting substrate 40. The resistance component 58 has a resistance value of around 200Ω to 1 MΩ. A plurality of resistance components 58 may be disposed.
[0089] While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims
What is claimed is:
1. A mounting substrate which is to be installed on a multi charged particle beam irradiation apparatus, and on which a blanking aperture array chip provided with a plurality of blankers to perform blanking deflection on beams in a multi charged particle beam is mounted, the mounting substrate comprising:
an opening through which the multi charged particle beam passes;
a plurality of control circuits, each of which supplies a control signal to the blankers provided in each of a plurality of areas into which the blanking aperture array chip is divided; and
grounds, each of which is provided for a corresponding one of the plurality of control circuits and configured to supply a ground electrical potential to the corresponding control circuit,
wherein the grounds corresponding to the control circuits are electrically separated from each other.
2. The mounting substrate according to claim 1,
wherein the grounds corresponding to the plurality of control circuits are disposed spaced apart from each other on a surface of the mounting substrate, and a section by which the grounds are spaced apart is an insulation section where the surface of the mounting substrate is exposed.
3. The mounting substrate according to claim 2,
wherein the plurality of control circuits and the insulation section are disposed with a rotational symmetry of 90° or 180° about an axis passing through a center of the opening and perpendicular to a major surface of the mounting substrate.
4. The mounting substrate according to claim 2,
wherein the insulation section includes:
a frame-shaped first insulation section that surrounds the opening; and
a plurality of linear second insulation sections that radially extend from the first insulation section toward an outer periphery of the mounting substrate.
5. The mounting substrate according to claim 2,
wherein the insulation section includes a lattice pattern.
6. The mounting substrate according to claim 1,
wherein the plurality of control circuits include wires disposed parallel to directions of return currents which flow through the grounds.
7. The mounting substrate according to claim 1,
wherein a first control circuit and a second control circuit are provided as the plurality of control circuits,
a ground for the first control circuit and a ground for the second control circuit are electrically separated by an insulation section where a substrate surface is exposed, and
A lateral face of the opening is provided with a high resistance film of 50Ω to 1 MΩ, which covers an end face of the insulation section.
8. The mounting substrate according to claim 1,
wherein a first control circuit and a second control circuit are provided as the plurality of control circuits,
a first ground corresponding to the first control circuit, and a second ground corresponding to the second control circuit are electrically separated,
the first ground includes a plurality of first ground layers which are stacked, and the plurality of first ground layers are connected through a first via,
the second ground includes a plurality of second ground layers which are stacked, and the plurality of second ground layers are connected through a second via, and
the plurality of first ground layers and the plurality of second ground layers are disposed spaced apart.
9. The mounting substrate according to claim 8,
wherein one surface of the mounting substrate is provided with a third ground layer that is electrically separated from the first ground and the second ground.
10. The mounting substrate according to claim 9,
wherein another surface of the mounting substrate is provided with a resistance component that connects the first ground layer and the second ground layer.
11. The mounting substrate according to claim 8,
wherein a third ground is provided between the first ground and the second ground, the third ground being electrically separated from the first ground and the second ground, and
the third ground includes a plurality of third ground layers which are stacked, and the plurality of third ground layers are connected through a third via.
12. The mounting substrate according to claim 11,
wherein one surface of the mounting substrate is provided with one of the third ground layers between one the first ground layers and one of the second ground layers, and
another surface of the mounting substrate is provided with one of the third ground layers and not provided with the first ground layers and the second ground layers.
13. A mounting substrate which is to be installed on a multi charged particle beam irradiation apparatus, and on which a blanking aperture array chip provided with blanking electrodes to perform blanking deflection on beams in a multi charged particle beam is mounted, the mounting substrate comprising:
an opening through which the multi charged particle beam passes;
a plurality of control circuits a control signal to the blanking electrodes for each of a plurality of areas into which the blanking aperture array chip is divided; and
grounds, each of which is provided for a corresponding one of the plurality of control circuits and configured to supply a ground electrical potential to the corresponding control circuit, wherein
a first control circuit and a second control circuit are provided as the plurality of control circuits,
a first ground corresponding to the first control circuit includes a plurality of first ground layers which are stacked, and the plurality of first ground layers are connected through a first via,
a second ground corresponding to the second control circuit includes a plurality of second ground layers which are stacked, and the plurality of second ground layers are connected through a second via,
the plurality of first ground layers and the plurality of second ground layers are disposed spaced apart,
a third ground is provided between the first ground and the second ground,
the third ground includes a plurality of third ground layers which are stacked, and the plurality of third ground layers are connected through a third via,
one surface of the mounting substrate is provided with one of the third ground layers between one the first ground layers and one of the second ground layers,
another surface of the mounting substrate is provided with one of the third ground layers and not provided with the first ground layers and the second ground layers, and
the one surface of the mounting substrate is provided with a first resistance component to connect one of the first ground layers and one of the third ground layers, and a second resistance component to connect one of the second ground layers and the one of the third ground layers.
14. The mounting substrate according to claim 8,
wherein a circuit section that constitutes the first control circuit is provided between the plurality of first ground layers, and
a circuit section that constitutes the second control circuit is provided between the plurality of second ground layers.
15. A blanking aperture array chip to be installed on a multi charged particle beam irradiation apparatus, the blanking aperture array chip comprising:
a plurality of blankers provided for respective apertures through which beams in a multi charged particle beam pass, and configured to perform blanking deflection on the beams;
a plurality of control circuits, each of which supplies a control signal to the blankers provided in each of a plurality of areas into which the blanking aperture array chip is divided; and
a plurality of grounds, each of which is provided for a corresponding one of the plurality of control circuits and configured to supply a ground electrical potential to the corresponding control circuit,
wherein the grounds corresponding to the control circuits are electrically separated from each other.
16. A blanking aperture array system to be installed on a multi charged particle beam irradiation apparatus, the blanking aperture array system comprising:
a blanking aperture array chip provided with a plurality of blankers to perform blanking deflection for respective apertures through which beams in a multi charged particle beam pass; and
a mounting substrate on which the blanking aperture array chip is mounted, the mounting substrate being provided with openings through which the multi charged particle beam passes,
wherein the blanking aperture array chip and the mounting substrate are each provided with a plurality of control circuits a control signal to the blankers, and
in each of the blanking aperture array chip and the mounting substrate, grounds corresponding to the control circuits are electrically separated from each other.
17. The blanking aperture array system according to claim 16,
wherein the blanking aperture array chip is installed on the mounting substrate through a chip carrier,
a lower surface of the chip carrier and an upper surface of the mounting substrate are bonded by a conductive adhesive agent, and
the conductive adhesive agent is applied not across a section that separates the grounds of the mounting substrate.
18. A multi charged particle beam irradiation apparatus comprising:
a beam formation mechanism forming a multi charged particle beam;
a blanking aperture array chip provided with blanking electrodes to perform blanking deflection for respective apertures through which beams in the multi charged particle beam pass; and
the mounting substrate according to claim 1, on which the blanking aperture array chip is mounted.
19. The multi charged particle beam irradiation apparatus according to claim 18,
wherein the beam formation mechanism, the blanking aperture array chip and the mounting substrate are disposed in an electron column,
the mounting substrate is mounted on the electron column by a fixing component made of metal, and
a high resistance plate of 50Ω to 1 MΩ is provided between the mounting substrate and the fixing component.
Patent Citations (51)
| Patent | Date | Inventor | Cited By |
|---|---|---|---|
| US3632205(A) | 1972-01-01 | Marcy | Examiner |
| US3930120(A) | 1975-12-01 | Keller | Examiner |
| US4243866(A) | 1981-01-01 | Pfeiffer | Examiner |
| US4661709(A) | 1987-04-01 | Walker | Examiner |
| US5051600(A) | 1991-09-01 | Schuetz | Examiner |
| US6486479(B1) | 2002-11-01 | Oae et al. | Applicant |
| US6753253(B1) | 2004-06-01 | Takahashi | Examiner |
| US6903353(B2) | 2005-06-01 | Muraki | Examiner |
| US10483080(B1) | 2019-11-01 | Cook | Examiner |
| US10622184(B2) | 2020-04-01 | Knippelmeyer | Examiner |
| US2004/0046125(A1) | 2004-03-01 | Chen | Examiner |
| US2004/0104353(A1) | 2004-06-01 | Berglund | Examiner |
| US2004/0169147(A1) | 2004-09-01 | Ono | Examiner |
| US2004/0188630(A1) | 2004-09-01 | Brunner | Examiner |
| US2005/0287800(A1) | 2005-12-01 | Katase | Examiner |
| US2015/0129763(A1) | 2015-05-01 | Ominami | Examiner |
| US2016/0064179(A1) | 2016-03-01 | Yamashita | Examiner |
| US2016/0093470(A1) | 2016-03-01 | Kagarice | Examiner |
| US2016/0099129(A1) | 2016-04-01 | Yamashita | Examiner |
| US2016/0111246(A1) | 2016-04-01 | Matsumoto | Examiner |
| US2016/0141142(A1) | 2016-05-01 | Matsumoto | Examiner |
| US2017/0345612(A1) | 2017-11-01 | Touya | Examiner |
| US2018/0166248(A1) | 2018-06-01 | Ogasawara | Applicant |
| US2018/0182593(A1) | 2018-06-01 | Matsumoto | Examiner |
| US2018/0226219(A1) | 2018-08-01 | Haynes | Examiner |
| US2020/0091056(A1) | 2020-03-01 | Okada | Examiner |
| US2020/0176216(A1) | 2020-06-01 | Inoue | Examiner |
| US2020/0258716(A1) | 2020-08-01 | Matsumoto | Examiner |
| US2020/0317504(A1) | 2020-10-01 | Wang | Examiner |
| US2022/0399181(A1) | 2022-12-01 | Kimura | Examiner |
| US2023/0010272(A1) | 2023-01-01 | Murakami | Examiner |
| US2023/0041174(A1) | 2023-02-01 | Wang | Examiner |
| EP1033741(A2) | 2000-09-01 | Examiner | |
| EP3879557(A1) | 2021-09-01 | Examiner | |
| JP11-177274(A) | 1999-07-01 | Applicant | |
| JP2000164495(A) | 2000-06-01 | Examiner | |
| JP2001-320137(A) | 2001-11-01 | Applicant | |
| JP2006019439(A) | 2006-01-01 | Examiner | |
| JP2006-32595(A) | 2006-02-01 | Applicant | |
| JP2010074046(A) | 2010-04-01 | Examiner | |
| JP2013165200(A) | 2013-08-01 | Examiner | |
| JP2018098269(A) | 2018-06-01 | Examiner | |
| JP2019204898(A) | 2019-11-01 | Examiner | |
| JP2021077802(A) | 2021-05-01 | Examiner | |
| JP7110831(B2) | 2022-08-01 | Examiner | |
| KR10-2004-0066450(A) | 2004-07-01 | Applicant | |
| KR10-2009-0093076(A) | 2009-09-01 | Applicant | |
| KR10-2012-0035015(A) | 2012-04-01 | Applicant | |
| TW201721698(A) | 2017-06-01 | Examiner | |
| WO-2009043824(A2) | 2009-04-01 | Examiner | |
| WO-2015191105(A1) | 2015-12-01 | Examiner |
Non-Patent Literature (14)
- English machine translation for JP-2013165200-A (Year: 2013).Examiner
- English machine translation for JP-2000164495-A (Year: 2000).Examiner
- English machine translation for JP-2006019439-A (Year: 2006).Examiner
- Letzkus, Florian & Butschke, Joerg & Irmscher, Mathias & Jurisch, Michael & Klingler, Wolfram & Platzgummer, Elmar & Klein, Christof & Loeschner, Hans & Springer, Reinhard. (2009). Deflection Unit for Multi-Beam Mask Making. 7122. 1-12. 10.1117/12.801401. (Year: 2009).Examiner
- Letzkus, Florian & Irmscher, Mathias & Jurisch, Michael & Platzgummer, Elmar & Klein, Christof & Loeschner, Hans. (2009). 3D Si aperture-plates combined with programmable blanking-plates for multi-beam mask writing. Proc SPIE. 7488. 10.1117/12.829630. (Year: 2009).Examiner
- English machine translation for WO-2009043824-A2 (Year: 2009).Examiner
- English machine translation for JP-2010074046-A (Year: 2010).Examiner
- English machine translation for TW-201721698-A (Year: 2017).Examiner
- English machine translation for JP-2018098269-A (Year: 2018).Examiner
- English machine translation for JP-2019204898-A (Year: 2019).Examiner
- English machine translation for JP-2021077802-A (Year: 2021).Examiner
- English machine translation for JP-7110831-B2 (Year: 2022).Examiner
- Korean Office Action issued Dec. 10, 2024 in Korean Patent Application No. 10-2023-0070776 (with unedited computer-generated English Translation), 11 pages.Applicant
- Korean Office Action issued Aug. 25, 2025 in Korean Patent Application No. 10-2023-0070776 (with unedited computer- generated English translation), 15 pages.Applicant